Alphabeta Math
LemmaStatement: Literature-sourcedProof: AI-generatedPipeline-generatedprecheck passjudge pass (gpt-6-luna)
How statement and proof provenance work

The first chip identifies the source of the statement or construction; the second identifies the source of its local proof or verification.

  • Literature-sourced: the exact statement appears in a cited source; only wording and notation differ.
  • AI-adapted: a semantically identical restatement of literature-sourced material, modulo indexing, notation, and boundary cases adopted by the library.
  • AI-generated: a genuinely novel statement formulated by AI, with no source for the claim itself.

These labels describe origin, not correctness: citations and verification chips remain separate evidence.

Clifford circuits lift binary symplectic transvections

Statement

For every nonzero v=(x,z)∈Vn, the transvection τv(w)=w+ω(w,v)v is induced on binary Pauli labels by an explicit Clifford circuit made from local H, S, S∗, CNOT, and wire swaps. Its mod-4 phase lift is computed by applying the exact gate update rules in sequence; no phase coordinate is suppressed.

Facts & Assumptions

Given: n≥1, a nonzero label v=(x,z)∈Vn, the ordered phase-aware Pauli convention, and a gate word G whose binary action MG is the composition of the gate-label updates.

[F1]

Hadamard pauli action: Hj swaps (xj,zj) and changes k to k+2xjzj modulo 4.

[F2]

Phase gate pauli action: Sj sends (xj,zj,k) to (xj,zj+xj,k+xj); solving these equations for the input shows Sj∗ sends (xj,zj,k) to (xj,zj+xj,k−xj).

[F3]

CNOT Pauli action: CNOT c→t sends xt to xt+xc, zc to zc+zt, and leaves the other bits and k unchanged.

[F4]

Hermitian Pauli phase criterion: if h∈{0,1} represents x⋅z∈F2, then P(h,x,z) is Hermitian and has label (x,z).

[F5]

Ordered tensor registers, their inner product, and wire permutations: a wire swap permutes the ordered product-basis factors, so its conjugation permutes the corresponding x,z coordinates and leaves the phase unchanged.

[F6]

Binary symplectic form: ω((x,z),(x′,z′))=x⋅z′+z⋅x′ over F2.

[F7]

Clifford normalizer: Cn is the unitary normalizer of Pn and is closed under products and adjoints.

Proof

1.1givenF1F2F3F5F6F7algebra

Each listed gate and its inverse normalizes Pn by its exact Pauli action. On binary labels, Hj preserves ω because swapping xj,zj in both arguments leaves xjzj′+zjxj′ unchanged by [F6]. For Sj, the local pairing becomes xj(zj′+xj′)+(zj+xj)xj′=xjzj′+zjxj′+2xjxj′, equal to the old value in F2; its inverse has the same label action. For CNOT c→t, write a=(x,z) and b=(u,w), with w the z-part of b. The affected contribution after the updates in [F3] is xc(wc+wt)+(xt+xc)wt+(zc+zt)uc+zt(ut+uc). The added terms xcwt and ztuc each occur twice and cancel, leaving the original pairing. By [F5], wire swaps permute the paired coordinate summands and preserve the form. Hadamard and swap are involutions, CNOT is self-inverse, and Sj∗ is the inverse of Sj; hence each binary gate map is invertible. Thus every finite gate word G has an invertible symplectic map MG, and its unitary lies in Cn by [F7].

2.1givenF1F2F4F5step 1.1constructalgebra

Let h∈{0,1} be the representative of x⋅z∈F2, so P(h,x,z) is Hermitian by [F4]. Choose a wire p on which v is nonzero and swap it to wire 1. On each supported wire, the local factor is proportional to X, Y, or Z. Apply no gate to an X factor, H to a Z factor, and S∗ to a Y factor; [F1] and [F2] send each local binary label to X, while their phase updates compute the accumulated scalar exactly modulo 4. The resulting binary label is the nonempty product of X on the support of v.

3.1givenF1F3F4step 2.1constructalgebra

For each other supported wire j, apply CNOT 1→j. By [F3], it sends X1Xj to X1, so the finite list removes all Xj labels while retaining X1; then apply H1 to change X1 to Z1. This constructs a circuit C with CP(h,x,z)C∗=±Z1: conjugation preserves Hermiticity, so the phase of an image with label (0,e1) is 0 or 2 modulo 4. For D=C∗, the induced symplectic map sends the label z1=(0,e1) of Z1 to v.

4.1givenF1F2F6step 1.1step 3.1algebra

The binary action of S1 is τz1 by [F2], since [F6] gives ω((x,z),(0,e1))=x1. Therefore DS1D∗ acts by MDτz1MD−1=τv: for any w, symplecticity of MD gives MD(MD−1w+ω(MD−1w,z1)z1)=w+ω(w,v)v. The circuit lies in Cn by step 1.1.

5.1F1F2F3F5step 4.1induction∎

Each gate formula in [F1]–[F3] gives the exact image phase in Z/4Z as well as the binary label; [F5] gives the exact no-change phase for swaps. Induction on the finite gate list for DS1D∗ therefore computes each generator-image phase by repeated application of those formulas, without replacing it by its binary parity.

Depends on

Used by

Dependency tree · two levels

34 results within two dependency steps of this one, each drawn at its shortest distance from it. An arrow runs from a result to what uses it, so the chart reads left to right and ends at this result, which carries a heavier outline. Every node is a link to that result. Click elsewhere on the chart to enlarge it.

Sources