How statement and proof provenance work
The first chip identifies the source of the statement or construction; the second identifies the source of its local proof or verification.
- Literature-sourced: the exact statement appears in a cited source; only wording and notation differ.
- AI-adapted: a semantically identical restatement of literature-sourced material, modulo indexing, notation, and boundary cases adopted by the library.
- AI-generated: a genuinely novel statement formulated by AI, with no source for the claim itself.
These labels describe origin, not correctness: citations and verification chips remain separate evidence.
Exact Central Controlled-Z Absorption at a QSD Node
Statement
Let , let the first of wires be the target, and let and be generic block-diagonal unitaries in that target's basis. Let be a multiplexed on that target, selected by the other wires. The exact matrix can be represented by four generic -qubit slots, two multiplexed factors and a central network with only controlled- gates and arbitrary one-qubit rotations. Each controlled- costs one CNOT. Thus one CNOT is saved relative to demultiplexing and using a full -CNOT central rotation. The exact rewritten factors add no workspace, preserve scalar phases, and keep every non-target wire a select wire within the central network.
Facts & Assumptions
Given: The target-first ordered basis, , and as stated.
Gray-Code Synthesis of a Multiplexed Axis Rotation supplies the cyclic Gray masks and Walsh angles for .
One-Qubit Euler Decomposition gives the QC7 matrix .
Demultiplexing a Two-Block Unitary factors each generic two-block unitary into two smaller unitaries and a diagonal two-block factor.
CNOT and Control-Target Order supplies the exact controlled- matrix; Denotational semantics of a finite layered circuit puts later chronological gates to the left.
Finite circuit resource accounting counts declared CNOT occurrences and all wires.
Proof
Direct multiplication of [F2] gives , with . In the cyclic Gray construction [F1], replace each select-to-target controlled- by select-to-target controlled-. On select word , the parity accumulated at mask is now , so conjugation changes the th rotation angle to . The same Walsh inversion proves the final target angle is , and the final Gray edge restores the accumulated exponent to zero. Thus this network equals exactly and contains controlled- gates. All select bits are unchanged.
Let its final chronological controlled- use select wire , and put for on that select wire and identity on the other select wires. In target-first block order this last gate is . If is the chronological network with this last gate deleted, [F4] gives the exact identities and . Both and remain arbitrary -qubit unitaries. This is a block multiplication identity and does not commute through .
Apply [F3] separately to and . These two generic block-diagonal factors still produce four arbitrary -qubit slots and two diagonal two-block factors. A diagonal factor is a multiplexed on the first wire: if , its two target entries are and hence equal . The central has controlled- gates. Therefore the rewritten circuit has exactly the required shape and retains the identity in step 2.1.
Set . Direct multiplication gives and , so a controlled- on a select-target pair equals in that pair's control-first order. Each costs one CNOT and two one-qubit gates, with no added wire. Thus deleting the terminal saves exactly one CNOT in the central network. Every remaining central gate still acts on the first-wire target or reads other wires only as unchanged selects. The block products in steps 2.1–3.1 are ordinary exact matrix products, so no scalar phase or workspace promise has been suppressed.
Depends on
Used by
- Exact QSD CNOT Upper Bound Theorem
Dependency tree · two levels
30 results within two dependency steps of this one, each drawn at its shortest distance from it. An arrow runs from a result to what uses it, so the chart reads left to right and ends at this result, which carries a heavier outline. Every node is a link to that result. Click elsewhere on the chart to enlarge it.
Sources
- Shende, Bullock, and Markov, Synthesis of Quantum Logic Circuits, Appendix A.1 (standard reference, not scraped)