Alphabeta Math
TheoremStatement: Literature-sourcedProof: AI-adaptedPipeline-generatedprecheck pass
How statement and proof provenance work

The first chip identifies the source of the statement or construction; the second identifies the source of its local proof or verification.

  • Literature-sourced: the exact statement appears in a cited source; only wording and notation differ.
  • AI-adapted: a semantically identical restatement of literature-sourced material, modulo indexing, notation, and boundary cases adopted by the library.
  • AI-generated: a genuinely novel statement formulated by AI, with no source for the claim itself.

These labels describe origin, not correctness: citations and verification chips remain separate evidence.

Phase-estimation query and gate costs

Statement

Let m≥1 and Q=2m. Count costs in the ideal continuous-rotation submodel, where each exact controlled phase used by the binary QFT is one gate. If the controlled powers C(U2j), 0≤j<m, are supplied as one query each, one run uses exactly m controlled-power queries. If the only oracle is C(U), the repeated implementation uses exactly Q−1 controlled-U queries. If the supplied controlled-power circuits have ordinary gate counts Cj, the unitary gate count after the eigenstate input is provided is ∑j=0m−1Cj+2m+m(m−1)2+⌊m2⌋. The final register measurement reads m bits and is not included in this unitary gate count. No cost-free power construction, fixed finite gate alphabet, uniform family, or state-preparation bound is asserted.

Facts & Assumptions

Given: The m-bit QPE procedure, Q=2m, and the ideal gate-cost convention stated above.

[F1]

The QPE procedure applies one controlled U2j for each j=0,…,m−1, with m Hadamards to prepare the phase register (Quantum phase estimation).

[F2]

Under single-controlled-unitary access, one call is the control-first block C(U)=diag⁡(IH,U); the eigenphase-estimation model permits the jth controlled power to be implemented by 2j sequential calls (Controlled Unitary Access, Eigenphase estimation access model).

[F3]

The exact m-wire QFT circuit uses m Hadamards, m(m−1)/2 controlled phases, and ⌊m/2⌋ named swaps in the ideal model; its inverse has the same count (Exact binary QFT ideal gate count).

[F5]

The operation model may assign gate, classical-bit, and query costs separately, and each coordinate counts the calls actually made (Finite circuit resource accounting).

[F4]

The natural-valued sum Sn:=∑j<n2j has S0=0 and Sn+1=Sn+2n (Finite sums and finite products of natural numbers, ∑k<nak and ∏k<nak in N).

[F6]

Natural powers satisfy 20=1 and 2n+1=2n⋅2; natural multiplication satisfies a⋅2=a+a, using a⋅1=a (Exponentiation of natural numbers, mn, and its agreement with the integer power in R, Multiplication of natural numbers, Zero and one under multiplication).

[F7]

Natural induction is valid, and natural addition is associative and commutative (The principle of mathematical induction, Addition is associative, Addition is commutative).

Proof

1.1F1givenalgebra

Under controlled-power access, the loop in [F1] invokes exactly one supplied operation for each of the m indices j=0,…,m−1, hence exactly m controlled-power queries.

1.2F2F4F6F7givenbaseihdischarge-induction

Under single controlled-unitary access, the repeated implementation specified by the procedure uses 2j sequential calls to C(U) for the controlled power at index j [F2], so the total query count is the natural sum Sm. To identify this natural-valued sum, prove Sn+1=2n by induction. At n=0, S0+1=0+1=1=20. If Sn+1=2n, then [F4, F6, F7] give Sn+1+1=(Sn+2n)+1=(Sn+1)+2n=2n+2n=2n⋅2=2n+1. Hence Sm+1=2m=Q; by the defining truncated difference in [F4]'s source and commutativity of addition, Sm=Q−1.

1.3F1F3givenalgebra

The supplied power circuits contribute ∑jCj ordinary gates. Phase-register preparation contributes m Hadamards, and the inverse QFT contributes the count in [F3]. Adding gives the displayed unitary gate count; reversing the QFT circuit changes neither its count nor the query count.

2.1F5step 1.1step 1.2step 1.3∎

Measurement outputs one m-bit label. The operation model [F5] keeps query, ordinary-gate, and classical-bit costs separate; the input eigenstate's preparation is outside the theorem's stated count. Therefore the displayed formula asserts only the stated gate profile and does not infer an implementation of powers from a black-box U.

Depends on

Used by

Dependency tree · two levels

57 results within two dependency steps of this one, each drawn at its shortest distance from it. An arrow runs from a result to what uses it, so the chart reads left to right and ends at this result, which carries a heavier outline. Every node is a link to that result. Click elsewhere on the chart to enlarge it.

Sources